


(Translation)

Mailing Number: 9-5-2002-031682862

Mailing Date: August 30, 2002

Due Date: October 30, 2002



Korean Intellectual Property Office

Official Action

Applicant

Name: DYNALITH SYSTEMS CO., LTD.
(Applicant code: 120000328880)
Address: 3rd Fl., Unit B, Mirae Asset Venture Tower, 996-17 Daechi-dong,
Kangnam-gu, Seoul, Republic of Korea

Attorney

Name: CHU, Sung Min et al.
Address: Hannuri Bldg., 219 Naeja-dong, Chongno-gu,
Seoul, Republic of Korea

Korean Patent Application No.: 10-2000-0063713

Title of Invention: APPARATUS AND METHOD FOR VERIFYING A LOGIC
FUNCTION OF A SEMICONDUCTOR CHIP

With respect to the above-identified application, the applicants are hereby notified of an Office Action based on the below-mentioned grounds and invited to submit a response according to Article 63 of the Patent Act and/or an amendment, if any, by the above-mentioned due date.

[GROUNDS]

The invention as defined in the Claims 1 to 40 is rejected under Article 29-2 of the Korean Patent Act, as being obvious to those skilled in the art over the following references cited.

- 1) Reference 1: Korean Patent Laid-Open No. 2000-60737 (10.16.2000)
- 2) Reference 2: Korean Patent Reg. No. 1997-0009748 (06.18.1997)

The present invention relates to an apparatus and method for verifying a logic function of a semiconductor chip.

Referring to the cited reference 1, an IC emulator is composed of a model of an IC chip is divided into a functional part and an external interface part. The functional part is executed by a processing engine, and the external interface part is executed by an external interface signal processor to generate real pin signals. The communicating between the functional part and the external interface part is accomplished by interface control packets.

The cited reference 2 defines an emulator system including software that is implemented to verify signal processing of a digital cellular system, and simultaneously to check hardware and software functions and algorithm at the early stage of designing the same, before the system is produced as hardware.

Accordingly, the present invention is rejected under Article 29-2 of the Korean Patent Act, as being obvious to those skilled in the art over the combination of the cited references 1 and 2.

Enclosure(s): 1. Korean Patent Application Laid-open No. 2000-60737 (10.16.2000)
2. Korean Patent Publication No. 0126566 (06.18.1997) (Korean Patent No. 1997-0009748 (06.18.1997))

August 30, 2002
The Korea Intellectual Property Office
Examining Division IV
Patent Examiner (Official Seal)